ACM DL

Reconfigurable Technology and Systems (TRETS)

Menu

Search Issue
enter search term and/or author name

Archive


ACM Transactions on Reconfigurable Technology and Systems (TRETS) - Special edition on the 15th international symposium on FPGAs, Volume 1 Issue 1, March 2008

Introduction
Duncan Buell, Wayne Luk
Article No.: 1
DOI: 10.1145/1331897.1331898

Guest Editorial: TRETS Special Edition on the 15th International Symposium on FPGAs
André DeHon, Mike Hutton
Article No.: 2
DOI: 10.1145/1331897.1341292

Suppression of Intrinsic Delay Variation in FPGAs using Multiple Configurations
Yohei Matsumoto, Masakazu Hioki, Takashi Kawanami, Hanpei Koike, Toshiyuki Tsutsumi, Tadashi Nakagawa, Toshihiro Sekigawa
Article No.: 3
DOI: 10.1145/1331897.1331899

A new method for improving the timing yield of field-programmable gate array (FPGA) devices affected by intrinsic within-die variation is proposed. The timing variation is reduced by selecting an appropriate configuration for each chip from a...

Statistical Analysis and Process Variation-Aware Routing and Skew Assignment for FPGAs
Satish Sivaswamy, Kia Bazargan
Article No.: 4
DOI: 10.1145/1331897.1331900

With constant scaling of process technologies, chip design is becoming increasingly difficult due to process variations. The FPGA community has only recently started focusing on the effects of variations. In this work we present a statistical...

A Desktop Computer with a Reconfigurable Pentium®
Shih-Lien L. Lu, Peter Yiannacouras, Taeweon Suh, Rolf Kassa, Michael Konow
Article No.: 5
DOI: 10.1145/1331897.1331901

Advancements in reconfigurable technologies, specifically FPGAs, have yielded faster, more power-efficient reconfigurable devices with enormous capacities. In our work, we provide testament to the impressive capacity of recent FPGAs by hosting a...

Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy
Wenyi Feng, Sinan Kaptanoglu
Article No.: 6
DOI: 10.1145/1331897.1331902

In a cluster-based FPGA, the interconnect from external routing tracks and cluster feedbacks to the LUT inputs consumes significant area, and no consensus has emerged among different implementations (e.g., 1-level or 2-level). In this paper, we...

A Synthesizable Datapath-Oriented Embedded FPGA Fabric for Silicon Debug Applications
Steven J.E. Wilton, Chun Hok Ho, Bradley Quinton, Philip H.W. Leong, Wayne Luk
Article No.: 7
DOI: 10.1145/1331897.1331903

We present an architecture for a synthesizable datapath-oriented FPGA core that can be used to provide post-fabrication flexibility to an SoC. Our architecture is optimized for bus-based operations and employs a directional routing architecture,...