Reconfigurable Technology and Systems (TRETS)


Search Issue
enter search term and/or author name


ACM Transactions on Reconfigurable Technology and Systems (TRETS), Volume 5 Issue 1, March 2012

Low-cost sensing with ring oscillator arrays for healthier reconfigurable systems
Kenneth M. Zick, John P. Hayes
Article No.: 1
DOI: 10.1145/2133352.2133353

Electronic systems on a chip increasingly suffer from component variation, voltage noise, thermal hotspots, and other subtle physical phenomena. Systems with reconfigurability have unique opportunities for adapting to such effects. Required,...

On the exploitation of a high-throughput SHA-256 FPGA design for HMAC
Harris E. Michail, George S. Athanasiou, Vasilis Kelefouras, George Theodoridis, Costas E. Goutis
Article No.: 2
DOI: 10.1145/2133352.2133354

High-throughput and area-efficient designs of hash functions and corresponding mechanisms for Message Authentication Codes (MACs) are in high demand due to new security protocols that have arisen and call for security services in every transmitted...

Reconfigurable architecture for VBSME with variable pixel precision
Joaquín Olivares
Article No.: 3
DOI: 10.1145/2133352.2133355

Current video coding standards, e.g. MPEG-4 H.264/AVC, include Variable Block Size Motion Estimation, in this paper, this process is implemented by a reconfigurable architecture based on Signed Digit arithmetic. Bit serial computation is applied...

A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric
Kostas Siozios, Vasilis F. Pavlidis, Dimitrios Soudris
Article No.: 4
DOI: 10.1145/2133352.2133356

A heterogeneous interconnect architecture can be a useful approach for the design of 3-D FPGAs. A methodology to investigate heterogeneous interconnection schemes for 3-D FPGAs under different 3-D fabrication technologies is proposed. Application...

Design and analysis of adaptive processor
Shigeyuki Takano
Article No.: 5
DOI: 10.1145/2133352.2133357

A new computation model called CACHE (Cache Architecture for Configurable Hardware Engine) is proposed in this paper. This model does not require a dedicated host processor and its software to harness the reconfiguration. Autonomous...

Portable and scalable FPGA-based acceleration of a direct linear system solver
Wei Zhang, Vaughn Betz, Jonathan Rose
Article No.: 6
DOI: 10.1145/2133352.2133358

FPGAs have the potential to serve as a platform for accelerating many computations including scientific applications. However, the large development cost and short life span for FPGA designs have limited their adoption by the scientific computing...